Modeling and Simulation of Clock Distribution Networks Using Delayl-locked Loops
Author | : |
Publisher | : |
Total Pages | : 74 |
Release | : 2006 |
ISBN-10 | : OCLC:76819933 |
ISBN-13 | : |
Rating | : 4/5 ( Downloads) |
Download or read book Modeling and Simulation of Clock Distribution Networks Using Delayl-locked Loops written by and published by . This book was released on 2006 with total page 74 pages. Available in PDF, EPUB and Kindle. Book excerpt: With the advancement of nanometer scale processes in CMOS technologies, the demand for high performance VLSI systems continues to grow exponentially. The performance of a microprocessor is influenced by its clock distribution network. Clock skew penalizes the overall performance of the system. The task of minimizing clock skew in clock distribution networks continues to be critical in high speed circuits to maximize system performance. The objective of this research is to design a low skew clock distribution network by inserting Delay-Locked Loops with buffers along different clock paths of the clock distribution network. The delay-locked loops use delay lines which produce significantly lower skew and jitter than phase-locked loops. Clock skew can be reduced by employing DLLs in several appropriate places of the clock distribution network. The approach of distributing DLLs in a clock distribution network requires additional area but greatly improves the performance of VLSI systems.