Wafer-Level Integrated Systems

Wafer-Level Integrated Systems
Author :
Publisher : Springer Science & Business Media
Total Pages : 456
Release :
ISBN-10 : 9781461316251
ISBN-13 : 1461316251
Rating : 4/5 (251 Downloads)

Book Synopsis Wafer-Level Integrated Systems by : Stuart K. Tewksbury

Download or read book Wafer-Level Integrated Systems written by Stuart K. Tewksbury and published by Springer Science & Business Media. This book was released on 2012-12-06 with total page 456 pages. Available in PDF, EPUB and Kindle. Book excerpt: From the perspective of complex systems, conventional Ie's can be regarded as "discrete" devices interconnected according to system design objectives imposed at the circuit board level and higher levels in the system implementation hierarchy. However, silicon monolithic circuits have progressed to such complex functions that a transition from a philosophy of integrated circuits (Ie's) to one of integrated sys tems is necessary. Wafer-scale integration has played an important role over the past few years in highlighting the system level issues which will most significantly impact the implementation of complex monolithic systems and system components. Rather than being a revolutionary approach, wafer-scale integration will evolve naturally from VLSI as defect avoidance, fault tolerance and testing are introduced into VLSI circuits. Successful introduction of defect avoidance, for example, relaxes limits imposed by yield and cost on Ie dimensions, allowing the monolithic circuit's area to be chosen according to the natural partitioning of a system into individual functions rather than imposing area limits due to defect densities. The term "wafer level" is perhaps more appropriate than "wafer-scale". A "wafer-level" monolithic system component may have dimensions ranging from conventional yield-limited Ie dimensions to full wafer dimensions. In this sense, "wafer-scale" merely represents the obvious upper practical limit imposed by wafer sizes on the area of monolithic circuits. The transition to monolithic, wafer-level integrated systems will require a mapping of the full range of system design issues onto the design of monolithic circuit.


Wafer-Level Integrated Systems Related Books

Wafer-Level Integrated Systems
Language: en
Pages: 456
Authors: Stuart K. Tewksbury
Categories: Technology & Engineering
Type: BOOK - Published: 2012-12-06 - Publisher: Springer Science & Business Media

DOWNLOAD EBOOK

From the perspective of complex systems, conventional Ie's can be regarded as "discrete" devices interconnected according to system design objectives imposed at
Wafer Level 3-D ICs Process Technology
Language: en
Pages: 365
Authors: Chuan Seng Tan
Categories: Technology & Engineering
Type: BOOK - Published: 2009-06-29 - Publisher: Springer Science & Business Media

DOWNLOAD EBOOK

This book focuses on foundry-based process technology that enables the fabrication of 3-D ICs. The core of the book discusses the technology platform for pre-pa
Intelligent Integrated Systems
Language: en
Pages: 499
Authors: Simon Deleonibus
Categories: Science
Type: BOOK - Published: 2014-04-09 - Publisher: CRC Press

DOWNLOAD EBOOK

This book gives a state-of-the-art overview by internationally recognized researchers of the architectures of breakthrough devices required for future intellige
Advances in Embedded and Fan-Out Wafer Level Packaging Technologies
Language: en
Pages: 576
Authors: Beth Keser
Categories: Technology & Engineering
Type: BOOK - Published: 2019-02-12 - Publisher: John Wiley & Sons

DOWNLOAD EBOOK

Examines the advantages of Embedded and FO-WLP technologies, potential application spaces, package structures available in the industry, process flows, and mate
Embedded and Fan-Out Wafer and Panel Level Packaging Technologies for Advanced Application Spaces
Language: en
Pages: 324
Authors: Beth Keser
Categories: Technology & Engineering
Type: BOOK - Published: 2021-12-29 - Publisher: John Wiley & Sons

DOWNLOAD EBOOK

Discover an up-to-date exploration of Embedded and Fan-Out Waver and Panel Level technologies In Embedded and Fan-Out Wafer and Panel Level Packaging Technologi